VHDL "підтип діапазону" в SystemVerilog?

Thread starter modelsim62c
Start date Mar 7, 2000

Mar 7, 2000

#1

M

modelsim62c

Guest

Код:

Сигнал my_sig1, my_sig2: природний діапазоні від 0 до INIT_CYCLES; --

You must log in or register to reply here.

Share:

Facebook X (Twitter) Reddit Pinterest Tumblr WhatsApp Email Link

Welcome to EDABoard.com

Sponsor

This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.

Accept Learn more…

Top